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A New Space-Vector-Modulation Algorithm for a
Three-Level Four-Leg NPC Inverter
Felix Rojas, Ralph Kennel, IEEE Senior Member, Roberto Cardenas, IEEE Senior Member,
Ricardo Repenning, IEEE Member, Jon Clare, IEEE Senior Member, and Matias Diaz, IEEE Student Member
Abstract—For power conversion systems interfaced to 4-wire
supplies, four-leg converters have become a standard solution. A
four-leg converter allows good compensation of zero-sequence
harmonics and full utilization of the dc-link voltage. These
are very important features when unbalanced and/or non-linear
loads are connected to the system. This paper proposes a 3D-
SVM algorithm and provides a comprehensive analysis of the
algorithm implemented on a three-level, four-leg NPC converter.
The algorithm allows a simple definition of the different switching
patterns and enables balancing of the dc-link capacitor voltages
using the redundancies of the converter states. A resonant
controller is selected as the control strategy to validate the
proposed SVM algorithm in a 6kW experimental rig.
Index Terms—Four-Leg Converters, Three level Neutral Point
Clamped (NPC) inverter, Three Dimensional Space Vector Mod-
ulation (3D-SVM).
I. INTRODUCTION
THe Neutral-Point-Clamped (NPC) Voltage-Source In-verter (VSI) is currently the most widely used multilevel
converter topology [1], [2], [3]. Three-level NPC inverters
have well known advantages over the conventional two-level
converter. For instance NPC converters can be connected to
medium voltage systems without requiring a power trans-
former [4], they can operate with a relatively high effective
switching frequency reducing the total harmonic distortion
at the grid/load [5]. Moreover, for a similar application an
NPC inverter requires a smaller power filter when compared
with a conventional two-level VSI [5]. In addition, lower dv/dt
values, higher efficiency and less stress on the devices are also
considered important advantages of the NPC converter over
the conventional two-level topology [3], [5]. There are several
applications of the three-level VSI reported in the literature, for
instance in Wind Energy Conversion Systems (WECSs) [4],
[6], [7], where the nominal power of single WECs approaches
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Fig. 1. Electrical diagram for a four-leg Neutral-Point-Clamped Inverter
10MW. In Photovoltaic (PV) applications the three-level NPC
is also used because of its good efficiency [1]. Furthermore,
applications of the NPC converter as an active filter in medium
voltage (MV) systems have been also reported [8].
When a path for the circulation of zero-sequence currents
is required, four-leg converters are considered to be one of the
solutions offering most advantages [9],[10]. Several topologies
of 4-leg converters have been discussed in the literature, for
instance applications of the 4-leg, 2-level VSI [11], [12], [9],
[13] or 4-leg matrix converter [14], [15] have been extensively
studied and can be considered relatively mature technologies.
4-leg multilevel converters, on the other hand, offer higher
efficiency, lower switching losses, higher nominal voltage
range and lower harmonic distortion. However, they have only
been proposed recently as an interesting solution for 4-wire
systems, for example in [5], [16], [17] where the application
of three-level, 4-leg converters is discussed.
Recent research on control systems and modulation algo-
rithms for four-leg NPC converters have addressed waveform
generation and current regulation using non-linear controllers
such as Finite-Set Model Predictive Control (FS-MPC), to
track output voltage/current references [18], [19]. Unfortu-
nately, variability of the switching frequency and the vari-
able performance at different operating points are potential
drawbacks of this approach for grid connected applications.
The use of carrier-based Pulse Width Modulation (PWM)
applied independently to each leg of the converter has been
addressed in [20]. However such strategies do not allow
selection of variable vector switching sequences to manipulate
the harmonic spectrum or the distribution of the switching
power losses, which are important in MV or grid connected
applications. A three dimensional modulation approach for 4-
leg three-level NPC converters has been proposed in [21],
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where the modulation is implemented directly in the abc
coordinate frame. Although this method is simple, efficient
and achieves full utilization of the dc-link voltage, it has
some inherent limitations due to the use of the abc co-
ordinate frame. Firstly, it is complex to analyse/implement
overmodulation algorithms in the abc frame. On the other
hand, using αβγ coordinates , it is simple to conclude that
the outer boundaries of the modulation region are defined only
by the dc-link voltage value regardless of the topology and
number of levels available in the converter. In addition spacial
symmetry issues considerably simplify the implementation of
overmodulation strategies in αβγ coordinates. Moreover over-
modulation methods already developed for four-leg converters
[22], [23] cannot be applied to algorithms implemented in abc
coordinates. Secondly, the symmetries of the αβγ space can
be also exploited to allow shaping of the harmonic spectrum of
the modulated voltage waveform, e.g. eliminating even-order
harmonics from the output signals [24]. This is not achievable
in an abc frame. Thirdly, the natural decoupling of the zero-
sequence component in αβγ coordinates allows direct control
over the zero-sequence, which is very important for four-wire
applications. This is difficult to achieve using an abc reference
frame, where the zero-sequence component is not represented
as an independent variable.
This paper proposes, analyses and experimentally validates
an SVM algorithm in the αβγ coordinate frame for a 6kW
multilevel NPC four-leg converter. The algorithm has been
formulated to consider important features such us: full util-
isation of the dc-link voltage, fixed and definable switching
frequency, adjustable distribution of power losses among the
switches, arrangement of the vectors for implementing dif-
ferent switching patterns, utilisation of the redundant vectors
for balancing the dc-link voltages under unbalanced or non-
linear loads and modulation of unbalanced and non-sinusoidal
voltages at the converter outputs.
For all of the aforementioned reasons, we have chosen
in this paper to theoretically and experimentally investigate
modulation in the αβγ frame as an alternative to the reported
strategies, i.e. FS-MPC, PWM, SVM in abc coordinates. To
the best of the author’s knowledge, this is the first work where
a complete SVM algorithm in αβγ is formally presented,
analysed and experimentally validated for a four-leg NPC
converter. Moreover, in this paper balancing of the capacitor
voltages and selective harmonic elimination (e.g. even har-
monic elimination), for a 4-leg NPC converter, is presented,
fully discussed and experimentally validated.
The rest of this paper is organised as follows: In Section II
the proposed modulation algorithm is discussed. In Section III
a brief discussion of the control system required in the exper-
imental work is presented. In Section IV experimental results
are discussed and fully analysed. In Section V the conclusions
and an appraisal of the proposed method are presented. Finally
in the Appendices the look-up tables required in the proposed
modulation algorithm are given.
II. THREE DIMENSIONAL SPACE VECTOR MODULATION
FOR A FOUR-LEG NPC INVERTER
A. Four-Wire NPC Converters
In Fig. 1 the topology of a four-leg NPC converter is shown.
Due to the extra leg, the four-leg NPC has several advantages
in comparison to the three-leg four-wire NPC, such as: a) full
dc-link utilisation, b) lower ripple in the dc-link capacitors, c)
lower current through the neutral point allowing smaller dc-
link capacitors and d) more levels in the output voltage with
less harmonic distortion and a consequent reduction in output
filter size.
The system of Fig.1 is composed of dc-link capacitors C1
and C2 and the switches per phase are S1x, S2x and S¯1x, S¯2x,
where x ∈ {a, b, c, f} and represents each leg of the inverter.
Switches S¯1x, S¯2x represent the complement of the switches
S1x, S2x respectively. Each leg of the converter has three
possible states (S1x, S2x) ∈ {(1, 1), (0, 1), (0, 0)}, therefore
the four-leg NPC has 34 = 81 switching states.
The current through the neutral-point (NP) is calculated
using (1). In the rest of this paper the poles a, b and c of
each leg are referred as phases, while pole f is referred as the
neutral.
io =
∑
x=a,b,c,f
S¯1xS2xix (1)
B. Definition of the Three-Dimensional Space Vector
In order to implement SVM, a space vector transformation
must be first defined and applied to the converter output
voltages. For a four-leg NPC converter, a transformation to the
αβγ coordinate system is applied to each of the 81 possible
switching combinations.
[T ]abc−αβγ =
2
3
 1 −1/2 −1/20 √3/2 −√3/2
1/2 1/2 1/2
 (2)
~Vi{α,β,γ} = [T ]abc−αβγ ~Vi{abcf} (3)
~V ∗α,β,γ = [T ]abc−αβγ ~V
∗
abcf
(4)
Equations (2) and (3) are solved to implement the
abcf to αβγ transformation, where the vector ~Vi{abcf} =
[Viaf , Vibf , Vicf ] of (3) represents the phase-to-neutral voltages
for the ith switching combination. Note that each component
of the vector ~Vi{abcf} has five possible states in per-unit, i.e.
{-2,-1,0,1,2}.
The 81 different switching combinations generate 65 differ-
ent vectors in the αβγ space (~Vi{α,β,γ}). These vectors are
classified as follows: 14 redundant vectors, 50 non-redundant
vectors and 1 zero vector with triple redundancy. The re-
dundant vectors are those formed by two different switching
combinations, but have the same representation in the αβγ
space. For each pair of redundant vectors, the current io
(see Fig. 1) has the same magnitude but opposite direction,
this allows the voltage balance on the dc-link capacitors to
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be controlled. Table A.1 in Appendix A, summarizes this
information for each vector. Redundant vectors are represented
as Vxn or Vxp, for x ∈ [1, 14], where the sub-index n or p
distinguishes the relative polarity of the current io . In addition
the magnitude of each vector is presented in Table A.1 to
emphasise that ten different amplitudes are present. Hence
the normal classification of short, medium and long vectors,
typically used for the three-leg NPC converter, is no longer
applicable.
In order to synthesise a reference vector in the αβγ co-
ordinate system with the minimum number of commutations,
the nearest four vectors to the reference vector have to be
identified. These four vectors form a tetrahedron, which is
the smallest region that can contain the reference vector.
The 65 different vectors of Table A.1, generate 192 different
tetrahedrons in the αβγ space, which together make up the
entire modulation region for the four-leg NPC as shown in
Fig. 2.
In order to generate an algorithm for computing the SVM
without a large number of tables, it is useful to classify each
tetrahedron based on the number of non-redundant vectors they
possess. In addition this classification gives a better under-
standing of how the αβγ space is arranged for control over
io and therefore over the dc-link capacitor voltage balance.
The tetrahedron classification is presented in Table I, where
each sub-index represents the number of non-redundant vec-
tors present in the tetrahedron. For instance, from Table I,
0
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Fig. 2. Modulation region in the αβγ space for a four-leg NPC converter.
Tetrahedrons of type 2 (TT2) are composed of 2 redundant
vectors, 2 non-redundant vectors and there are 48 of them in
the entire modulation region.
TABLE I
TETRAHEDRONS CLASSIFICATION
Tetrahedron Redundant Non-Redundant Zero Total of
Type (TT) Vectors. Vectors Vectors Tetrahedrons
TT0 3 0 1 24
TT1 3 1 0 24
TT2 2 2 0 48
TT3 1 3 0 96
Figs. 3a to 3d show the internal regions of the modulation
space presented in Fig. 2. The complete region can be un-
derstood as being built up from different regions, each one
forming a surface and enclosing the volume of the previous
one.
The first region is formed from the 24 TT0 (and has the zero
vector as its center). Fig. 3a shows this first region, composed
of all the redundant vectors (i.e ~V0–~V14 from Table A.1). In
addition, over the surface of the region generated by the TT0,
two TT1 are depicted to highlight how the next region is
formed. Therefore a TT1 is formed by three redundant vectors
(provided by the surface of the region in Fig 3a) and another
fourth vector (which must be non-redundant because all the
fifteen redundant vectors form the first region). All the 24 TT1
form the second region, which is shown in Fig. 3b. Thereupon
the TT2 are formed based on the surface of the last region.
Fig. 3c shows how this is accomplished for two TT2. Thus
one TT2 contains 2 redundant vectors and one non-redundant
vector (provided by the surface generated by TT1) and a fourth
vector which must be non-redundant. The region formed by
all the 48 TT2 is depicted in Fig. 3d. Finally, and based on the
same methodology, the 96 TT3 are formed, which are shown
in Fig. 2. However this region can be sub-divided into two
regions, namely TT3.1 and TT3.2, distinguished with different
colours in Fig. 2. The sub-classification of TT3 is based on
some non-redundant vectors, whose switching combinations
generate zero current io (~V30− ~V35 and ~V57− ~V64), this leads
to two slightly different TT3. Both of them, TT3.1 and TT3.2,
are composed of one redundant vector and 3 non-redundant
vectors, however in TT3.1 the three non-redundant vectors
generate a non-zero current io, while in TT3.2 only two non-
redundant vectors generate a non-zero current io.
C. The Reference Vector in the αβγ Space
The reference vector in the αβγ coordinate system is given
by (4), where ~V ∗abcf = [V
∗
af , V
∗
bf , V
∗
cf ]
T is the reference
voltage vector. In the general case, the components of ~V ∗abcf
can be balanced/unbalanced and/or sinusoidal/non-sinusoidal,
that can cause the reference vector ~V ∗α,β,γ to describe any
possible trajectory within the αβγ space. Assuming sinusoidal
references, the voltages ~V ∗abcf can be written as:
V ∗af (t) = ma
√
3 · 2Vdc
3
sin(ωt) (5)
V ∗bf (t) = mb
√
3 · 2Vdc
3
sin(ωt− 2pi
3
) (6)
V ∗cf (t) = mc
√
3 · 2Vdc
3
sin(ωt+
2pi
3
) (7)
When (5)-(7) are used to generate the voltage references,
the path described by the reference vector ~V ∗α,β,γ depends
on the modulation index of each phase, i.e. ma,b,c. When
ma = mb = mc = m the trajectory of the reference vector
~V ∗α,β,γ is the well known circle in the α-β plane (γ = 0).
When unequal modulation indices are used, an unbalanced
system is generated and the trajectory of the reference vector
is an ellipse inclined in the γ axis. Fig. 4a illustrates the path,
in the αβ plane, described by a reference with modulation
indices of ma = 0.95, mb = 0.47 and mc = 0.85. From
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Fig. 3. Tetrahedrons definitions in the αβγ space for a four-leg NPC converter. In (a) the region formed by all the TT0 and two TT1, (b) region formed
by all TT1, (c) region formed by all the TT1 and two TT2, (d) region formed by all TT2.
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Fig. 4. Voltage reference vector path for modulation indices ma =
0.95,mb = 0.47,mc = 0.85 in (a) the αβ space and (b) the αβγ space.
Fig. 4a, the elliptical path, in the αβ frame, and the triangles
that enclose the reference vector can be clearly distinguished.
Likewise Fig. 4b shows the elliptical path in the αβγ frame
and the tetrahedrons that enclose the reference path at each
sample time.
D. Synthesis of the Reference Vector
According to the trajectory followed by the reference vector
~V ∗α,β,γ in the αβγ space, the tetrahedrons that enclose it at each
sample time must be identified. Fig 5a shows the projection
of Fig. 2 in the αβ plane. This figure is identical to that used
for the three-leg NPC modulation region, composed of 24
adjacent triangles. However for a four-leg NPC, each triangle
is extended in the γ direction forming a pentahedron in the
αβγ space. In total there are 24 pentahedrons each of them
formed by a specific number of tetrahedrons. As an example,
Fig. 5b shows the pentahedron Pm1 , which comprises 8
different tetrahedrons.
In Fig. 5a, three types of triangles and associated pentrahe-
drons can be recognized. Firstly the internal-triangles, whose
three dimensional projections are the pentahedrons Pi1 -Pi6 .
Secondly the medium triangles that share 2 points with the
internal triangles and are associated with the pentahedrons
Pm1 -Pm6 . Finally the external triangles which are associated
with the pentahedrons Pe1 -Pe6 . Within a particular class, i.e.
Pi, Pm or Pe, all pentahedrons have the same type and
number of vectors and consequently they posses the same
type and number of tetrahedrons. The composition of each
pentahedron is given in Table A.2. As an example, Fig. 5b
shows the pentahedron Pm1 which comprises 11 vectors and
8 tetrahedrons. The same structure, i.e. 11 vectors and 8
tetrahedrons, is found in all the medium pentahedrons, i.e.
Pm1 -Pm6 (see Table A.2).
The selection of the tetrahedron that contains the reference
vector at each sample period consists of two simple steps:
a) Similarly to the traditional three-leg NPC converter, the
triangle in the αβ plane that encloses the αβ projection of
~V ∗α,β,γ is identified initially (Fig. 5a) [25]. Thus, the corre-
sponding pentahedron of Table A.2 is selected.
b) Once the pentahedron is selected, the tetrahedron that
contains ~V ∗α,β,γ has to be identified. Although it could be
calculated through the γ-component of the reference vector,
using the voltages ~V ∗abcf a more straightforward algorithm can
be implemented. As mentioned before, each component of the
vector ~Vi{abcf} has five possible states in per-unit, i.e. {-2,-
1,0,1,2}. Redrawing Fig. 5b, with the per-unit values marked,
in Fig. 6a, it can be seen that each tetrahedron encompasses
a unique range for the voltages Vaf , Vbf and Vcf .
In the example given in Fig. 6, at a particular time tn,
the reference vector is ~V ∗abcf (tn) = [0.5,−0.3,−0.5]. From
Fig. 6a it is clear that the only tetrahedron which can contain
the reference voltage is TT1 composed of the vectors: V1 =
[1, 0, 0], V15 = [1, 0,−1], V4 = [0, 0,−1], V10 = [0,−1,−1].
Fig. 6b shows a zoom of the selected tetrahedron containing
the reference vector.
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Fig. 5. Projection of the full modulation region in the α-β plane (a) and
pentahedron Pm1 is the projection in the α-β-γ space of the triangle in the
α-β plane (b).
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Fig. 6. In (a) the pentahedron Pm1 with a reference vector is shown, the volt-
ages ~Vi{abcf} replace the vector ~V
∗
α,β,γ to allow tetrahedron identification.
In (b) a close view of the selected tetrahedron is depicted.
E. Duty Cycle Calculation
Once the 4 vectors that define the selected tetrahedron
have been identified, the duty cycle for each vector must be
calculated. Mathematically this can be written as:d1d2
d3
 =
Va–dα Vb–dα Vc–dαVa–dβ Vb–dβ Vc–dβ
Va–dγ Vb–dγ Vc–dγ
−1 V ∗α–dV ∗β–d
V ∗γ–d
 (8)
d4 = 1− d1 − d2 − d3 (9)
Adopting {~Va, ~Vb, ~Vc, ~Vd} as the vectors that enclose the
reference ~V ∗αβγ , (8) - (9) show the duty cycle calculation
(based on the sample period Ts) for each vector. To simplify
the calculation, all vectors are expressed with respect to a
displaced origin located at the end of the fourth vector ~Vd,
where ~Vi–d = ~Vi− ~Vd; i = {a, b, c, ref}. For the experimental
implementation of (8), the inverse of the matrix has been
calculated using the cofactor method. The equations for the
cofactors and the determinant of the matrix shown in (8)
are derived off-line and then programmed in the experimental
system used in this work (see section IV). Therefore the terms,
numerator and denominator, required for the calculation of
each duty cycle di are calculated on-line and then divided.
Calculation of the entire modulation algorithm and the asso-
ciate control system occupies only 30µs of processing time in
the control platform presented in Section IV.
F. Switching Sequence Definition
The selection of the switching sequence in an SVM algo-
rithm is always a trade-off between the number of commuta-
tions, i.e. power losses, and the total harmonic distortion of
the modulated waveform. In a typical two level inverter, either
three or four leg, zero vectors are always used in each sample
period along with the active vectors to create the reference vec-
tor. Hence, two important categories of modulation sequences
can be differentiated, which mainly differ in the number of
zero-vector redundancies used in the modulation [26], [27].
However in an NPC converter, either three or four leg, zero-
vectors are not always present in each sample period. Hence
the normal classification is no longer valid. In this paper two
patterns are defined for the NPC SVM. The first one employs
all possible redundancies, while the second pattern uses only
one redundant vector in each sample period. In addition, only
one switching state change is allowed during the transition
from one vector to another. A symmetric PWM pattern is used
in this work.
1) Full-Redundancy Utilisation: Four types of tetrahedrons
have been defined, namely TT0, TT1, TT2 and TT3, each
of which possess a different number of redundant vectors.
Therefore the use of all redundancies entails a different
number of commutations in each type of tetrahedron. Fig.
7a shows the switching commutation sequence for each leg
of the converter and the phase-to-neutral voltages using all
the possible redundancies of the TT1 shown in Fig. 6b.
Likewise Fig. 7b shows the switching commutation sequence
for the TT2 formed by {~V15, ~V4, ~V10, ~V45}. As this tetrahedron
possesses two redundant vectors instead of the three present in
the previous example, an extra switching commutation in leg
f is evident, which implies a different switching frequency in
each leg of the converter.
In order to determine a suitable switching sequence using
only the first column of Table A.1 and Table A.2, a simple
algorithm is implemented. Table II shows the selected vectors
for each of the above mentioned tetrahedrons. The vectors
are arranged in decreasing amplitude with respect to the γ-
component as defined in Table A.1 and are separated according
to negative and positive redundancy (as non-redundant vectors
possess only one switching combination, they use the entire
row). The pivot vector of the sequence must be the vector
that possesses the largest number of Positive(P)/Negative(N)
states (marked as •). Then starting from this point a descend-
ing/ascending direction must be followed until each vector
has been transitioned once. The arrows of Table II show the
sequence for each tetrahedron. This sequence is then mirrored
as depicted in Fig. 7.
2) Single-Redundancy Utilisation: Although the previous
switching sequence generates low THD and gives good con-
trollability for balancing of the dc-link capacitor voltage, it
employs a high switching frequency and a different switching
frequency for each leg of the converter, which in some
cases may be unacceptable. In order to reduce the switching
frequency, a method employing single redundancy has been
developed. At least one redundancy must be used, because
it allows control over the dc-link voltage balance, and the
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Fig. 7. Switching commutation for each leg of the four-leg NP converter and the phase-to-neutral output voltages for: (a) full-redundancies sequence for
a TT1 formed by {~V1, ~V15, ~V4, ~V10}, which sequence is: {~V1n–~V10n–~V4n–~V15–~V1p–~V10p–~V4p} ⇔ Mirror, (b) full-redundancies sequence for a TT2
formed by {~V15, ~V4, ~V10, ~V45}, which sequence is: {~V10n–~V4n–~V15–~V45–~V10p–~V4p} ⇔Mirror and (c) one-redundancy sequence for the same TT1 of
(a), using ~V10p as pivot, where the sequence is: {~V10p–~V1p–~V15–~V4n–~V10n} ⇔Mirror.
redundancy with the largest duty cycle is selected at each
sample time. The sequence pattern is based on the same
algorithm as explained above. However the algorithm stops
once it reaches the pivot vector redundancy. Thus for example
in the TT1 and using ~V4n as the pivot, the correct sequence
is: ”~V4n–~V15–~V1p–~V10p–~V4p ⇔ Mirror”. Using ~V10p as the
pivot, then the sequence is: ”~V10p–~V1p–~V15–~V4n–~V10n ⇔
Mirror”. This last sequence is shown in Fig. 7c, where
only one switching commutation per sample time in each
leg is ensured. Furthermore, by always using the same type
of redundancy (positive or negative) as the pivot, an extra
switching commutation when moving from one tetrahedron to
another is avoided. This sequence pattern yields a switching
frequency equal to half the sampling frequency for each switch
of the converter. This is true also for the fourth leg which
has to modulate a signal with a frequency of three times
the fundamental frequency to achieve sinusoidal voltages at
the converter output. In some applications, it is desirable
to alternate the type of redundancy every 60 degrees, this
eliminates even harmonics which are very undesirable in grid
connected applications. This is achieved with a negligible
increment of the switching frequency.
G. Capacitor Voltage Balance
Different techniques to balance the voltages on the dc-
link capacitors have been reported in the literature for the
conventional three-level, three-leg NPC converter. These are
usually categorised as active control, passive control and hys-
teresis control. [28], [29], [30]. In this work an active control
methodology, embedded into the utilisation and selection of
the SVM redundant vectors, is proposed to balance the ca-
pacitor voltages. According to this, a Pulse Width Modulation
technique is applied, at each sample time, to the redundant
TABLE II
SWITCHING SEQUENCE PATTERN.
Full-redundancies sequence
for a TT1
• ~V1n ~V1p
[ONNN ] [POOO]
~V15
[PONO]
~V4n • ~V4p
[OONO] [PPOP ]
~V10n ~V10p
[ONNO] [POOP ]
Full-redundancies sequence
for a TT2
~V15
[PONO]
~V4n • ~V4p
[OONO] [PPOP ]
• ~V10n ~V10p
[ONNO] [POOP ]
~V45
[PONP ]
vectors in order to modulate the neutral point current io to
track a reference current (i∗o) and balance the voltages on the
dc-link capacitors VC1 and VC2 . The reference current i
∗
o is
provided by an external controller, which is presented in the
next section. Adopting {~Va, ~Vb, ~Vc, ~Vd} as the four vectors that
form a specific tetrahedron, the averaged NP current in one
sample period can be mathematically expressed as:
i∗o =λa · d1 · ioa(~Va) + λb · d2 · iob(~Vb)+ (10)
λc · d3 · ioc(~Vc) + λd · d4 · iod(~Vd)
dkp = (1 + λi) · dk2
dkn = (1− λi) · dk2
|λi| ≤ 1

i ∈ {a, b, c, d}
k ∈ {1, 2, 3, 4} (11)
where ioi(~Vi) represent the currents through the NP generated
for each vector and are determined using (1), di are the
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controller (Fig. 9)
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Fig. 8. Flowchart of 3D-SVM for a four-leg NPC converter.
duty cycles calculated in (8)-(9) and λi represents the sub-
modulation indices, which are calculated in order to obtain
an average current equal to i∗o. Each redundant vector al-
lows modulation of the current generated through the NP by
adjusting the duty cycles of each redundancy (positive and
negative), this allows the sub-modulation index λi ∈ [−1, 1].
As (10) is a general representation, the sub-modulation index
λi must be set to 1 for non-redundant vectors. Additionally,
each current ioi(~Vi) must be calculated from (1) or obtained
from a Look-Up Table (LUT) stored in the third column of
Table A.1. Equation (11) shows the calculation of the sub-duty
cycles for the redundant vectors, where dkp and dkn represent
the sub-duty cycle for the positive and negative redundancy
of the redundant vector. The number of indices λi and sub-
duty cycle calculations is equal to the number of redundant
vectors present in the selected tetrahedron. When the switching
sequence: Single-Redundancy Utilisation of section II is used,
only one sub-duty cycle needs to be calculated at each sample
time. Finally, the diagram of Fig. 8 shows the required steps
to implement the proposed SVM algorithm for a four-leg NPC
converter with capacitor voltage balancing.
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B
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Fig. 9. Control scheme for the regulation of the output voltage and balance
on the dc-link capacitor for a four-leg NPC converter.
III. PROPOSED RESONANT VOLTAGE CONTROLLER
To experimentally validate the proposed modulation
scheme, a prototype converter was constructed and used to
feed an unbalanced three-phase load connected through an LC
filter as shown in Fig. 9a. An additional optional inductance
Lσ is considered in the fourth leg. The linear unbalanced load
is composed of impedances Za, Zb and Zc. .
It is well-known that conventional PI controllers are not
particularly suited to regulate sinusoidal signals [10] [31] [32].
On the other hand, and according to the internal model prin-
ciple [10], resonant controllers can regulate, with zero steady
state error, sinusoidal voltages and currents [32]. Therefore,
to control the output voltages of the 4-leg NPC converter, the
utilisation of resonant controllers is proposed in this work.
Fig. 9b presents the proposed control systems for regulation
of the converter output voltage. In this diagram the converter
is represented as a constant gain Λ, the modulation algorithm
and the computational delay are represented by a unit delay
(z−1) cascaded with a Zero Order Hold (ZOH). The worst
case situation (from the control design viewpoint) is when
the converter output is unloaded and the plant Pf (s) is solely
represented by the lightly-damped LC output power filter. To
simplify the analysis in the frequency domain, the control
system is designed in the s-domain considering the transfer
function of a resonant controller with delay compensation (see
[33],[31]).
Rc(s) =
k∑
n=1
Rcn(s) =
k∑
n=1
Kn
s cosϑn − ωn sinϑn
s2 + ω2n
(12)
where ωn represents the nth controlled frequency. The angle
ϑn represents the phase shift between the voltage modulated
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by the converter and the voltage regulated at the output. Notice
that ϑn is a function of the frequency ωn and considers the
phase shifts introduced by the proposed SVM (one sample
period delay), the phase shift introduced by the plant Pf (s)
transfer function, etc.
Notice that compensation of the system phase shift angle
ϑn, in (12) is one of the methods used to compensate the phase
margin of the open loop transfer function G(s) = Rc(s)Pf (s)
without using additional lead-lag networks (see [33],[31]).
The plant transfer function Pf (s), considering only the
second order LC output power filter, is obtained as:
Pf (s) =
Vabcf (s)
VABCF (s)
=
1
LfCfs2 +RfCfs+ 1
(13)
where Lf and Rf represent the inductance with its intrinsic
resistance and Cf is the filter capacitance. Using Fig. 9b,
and the plant of (13), the controller gain (Kn in (12)) can
be designed. To discretise the s-plane controller of (12),
maintaining most of its original performance, the First Order
Hold (FOH) discretisation method is used (see [31]).
Using the Nyquist plot, the discrete time performance of the
resonant controller can be analysed using the diagram depicted
in Fig. 10. From this figure, it is observed that the plot does
not encircle the point (−1, 0j) ensuring a stable operation. Its
stability margin is usually defined by the minimum distance
from the plot of G(s) to the point (−1, 0j) [32] (see η
in Fig. 10), which in this design is set to 0.51 (see [32]).
Besides analysing the stability and dynamic performance of
the proposed control system, the Nyquist plot of Fig. 10 could
also be used for fine adjustment of the controller parameters
(see (12)), for instance the gain Kn.
0 0.2-0.2-0.4-1.0 -0.6-0.8
-0.6j
0j
0.6j
σa
σb
σc
z≈ejTsωnat
z ≈ ejTsω+1
z=ejTsωnyq
P zohf (z)R
foh
c (z)
η≈0.51
(−1, 0j)
z ≈ ejTsω−1
k0
Fig. 10. Nyquist diagram for design of the resonant controller Rfohc (z).
For Rfohc (z): ω1=10 0pi rad s−1, K1=70, D1=1.54. For P zohf (z):
Lf=1 mH, Cf=67 µF, Rf=0.1 Ω. Ts=1/6000 s, ωnyq=600 0pi rad s−1,
ωnat=3863 rad s−1.
In order to balance the dc-link capacitor voltages, the refer-
ence current i∗o(z) is obtained at the output of a PI controller
and used to calculate the sub-duty cycles of (11). Accordingly,
Fig. 9c shows the proposed control scheme to regulate the dc-
link capacitor voltages. Considering C1 ≈ C2, the discrete
form of the plant Pc(s), which relates the difference of the
voltages VC1 and VC2 to the current io, is given by:
Pc(z) =
VC1(z)− VC2(z)
io(z)
=
∆V (z)
io(z)
=
Ts
C(z − 1) (14)
using (14) the design of the PI controller utilising linear
control design methods (e.g. root locus) is simple to achieve.
IV. EXPERIMENTAL VALIDATION
A. Experimental Set-up
The experimental rig used to validate the proposed 3D-SVM
in a four-leg NPC is shown in Fig 11 (load is not shown).
The control platform is based on a Pentium-System board
(2Gb RAM host PC with a 3.2GHz Pentium processor running
the Arch-Linux operating system) and an FPGA board. This
Pentium system runs the algorithm in real time using the
Real Time Application Interface (RTAI) for Linux and is
connected to the FPGA board using an ISA-bus. The FPGA
board receives the measured states, implements over-voltage
and over-current protection, implements the commutation dead
time and sends the control signals to the IGBTs. The gate-
signals are sent through optical fibers from the FPGA board
to the 4-leg NPC.
The 4LNPC converter is based on the Microsemi IGBT-
APTGL60TL120T3G, 60A and 1200V . The experimental
data has been acquired using a Textronix DPO 2024 Digital
Phosphor Osciloscope, 200MHz, 1GS/s.
4-leg NPC Converter
Current Measurement
Voltage Measurements
dc-link Capacitors
Filter Inductance Lf
Filter Capacitance Cf
Fig. 11. Experimental rig for a four-leg NPC converter
B. Experimental Results
In order to demonstrate successful implementation of the
proposed modulation scheme, three different experimental
assessments are performed. First the system is operated in
open loop control using a low switching frequency. The aims
of these tests is to show experimental results related mainly
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to the performance of the modulation algorithm with and
without considering even harmonic elimination. Secondly the
control scheme of Fig. 9 is implemented and experimentally
tested considering the proposed SVM algorithm operating with
balanced and unbalanced loads.
Table III shows the parameters used in the experimental im-
plementation (Notice that Vdc = VC1 +VC2). All experimental
tests have been performed with the Single − Redundancy
pattern, discussed in section II.
TABLE III
GENERAL PARAMETERS OF THE IMPLEMENTED SYSTEMS
Parameter Value Parameter Value
C1 3300 uF Za1 52 Ω ; 10mH
C2 3300 uF Zb1 52 Ω ; 10mH
Vdc 545 V Zc1 52 Ω ; 10mH
Cf 67 uF Za2 75 Ω ; 10mH
Lf 1 mH Zb2 52 Ω ; 10mH
Lσ 0.1 mH Zc2 85 Ω ; 10mH
1) Open-Loop Voltage Modulation: In order to reduce the
harmonic content of the modulated waveform, quarter-wave
and half-wave symmetry is required. For this purpose the
reference waveform must be symmetrically sampled and the
switching frequency must be a multiple of six times the
fundamental frequency. Hence fSVM = 6 · n · 50Hz. For
this test fSVM = 1200Hz has been used in the algorithm
and the load is disconnected. Fig. 12a and Fig12b show the
phase-to-neutral output voltage of the four-leg NPC converter
without and with the even harmonic elimination respectively.
The differences in the symmetry can be cleared observed.
In addition, Fig. 13a and Fig. 13b show the corresponding
Fast-Fourier-Transform (FFT) for each waveform. Although
even harmonics are eliminated, odd harmonics such as the
19th, 29th, 31th, 39th and 41th for instance are increased.
Nevertheless, the algorithm with even harmonic elimination is
preferable when grid connection is required [24].
2) Closed-Loop Voltage Controller: In order to implement
a high performance three-phase voltage source for four-wire
systems, the control diagram of Fig. 9 has been implemented.
The full algorithm, including voltage balance of the dc-link
capacitors and the implementation of the resonant close loop
control system takes approximately 30µs to be executed. Fig.
14b and 14a shows the output voltage and currents for a
balanced load impact of 3kW . The output voltage is regulated
to 220V rms and the parameters of Table III have been used
with the balanced load, i.e. Za1, Zb1 and Zc1.
The voltage remains sinusoidal with well regulated am-
plitude before and after the load impact confirming the fast
transient response of the control scheme. Finally and similar to
the previous test, the output voltage is regulated to 220V rms
using the control diagram of Fig. 9. The parameters used for
this test are shown in Table III, however the unbalanced load:
Za2, Zb2 and Zc2 has been used. Figs. 15b and 15a show the
output voltages and currents, generated by a load impact of
0.65kW , 1kW and 0.57kW for each phase. Additionally the
voltage on the dc-link capacitors is shown in Fig. 15c. The
dc link voltage waveform changes noticeably after the load
impact is applied. The increased ripple after the load impact
0 0.002 0.004 0.006 0.008 0.01 0.012 0.014 0.016 0.018 0.02
600
400
200
0
200
400
600
time(s)
V
a
f
(V
)
(a)
0 0.002 0.004 0.006 0.008 0.01 0.012 0.014 0.016 0.018 0.02
600
400
200
0
200
400
600
time(s)
V
a
f
(V
)
(b)
Fig. 12. Experimental assessment of 3D-SVM for a four-leg NPC (a) Vaf
without even-harmonic eliminations and (b) Vaf with even-harmonic elim-
ination. Measurements are with the load disconnected, fSVM = 1200Hz,
m = 0.95 and Vdc = 545V .
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Fig. 13. Normalized amplitude of harmonic components based on 50Hz fun-
damental frequency. The Discrete-Fourier-Transformation (DFT) is calculated
until the 60th harmonic for the waveform of (a) Fig.12a and (b) Fig. 12b.
is produced by the unbalanced currents, however active control
over the voltage of the dc-link capacitors maintains the voltage
difference within a tolerance smaller than 3V .
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Fig. 14. Experimental assessment for a balanced load impact and voltage
regulation to 220V rms. In (a) the output voltages are shown, (b) shows the
load currents.
V. CONCLUSIONS
This paper has presented a comprehensive analysis, for-
mulation and experimental validation of a Three-Dimensional
Space Vector Modulation for a three-level, four-leg NPC
Converter. A simple algorithm for implementing the proposed
modulation scheme as well as achieving dc-link capacitor
voltage balancing has been developed and experimentally
validated. The modulation algorithm is formulated in a gen-
eral form, thereby allowing different sequence patterns for
the modulation and for the balance of the dc-link voltage
capacitors using a various numbers of redundant vectors.
Implementation of the algorithm does not require extensive
use of look-up tables.
In order to meet standards for grid connected applications,
even harmonic elimination is simple to achieve with the pro-
posed SVM algorithm. This has been experimentally validated.
Finally, the proposed modulation algorithm has been used
in a closed-loop system based on a PR-controller, regulating
the output voltage of the four-leg NPC converter. This con-
figuration achieves both very good dynamic and steady-state
performance and represents an attractive solution for a high
performance power interface for four-wire applications.
APPENDIX A
3D-SVM VECTORS TABLE
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